## SwitchReg ${ }^{\text {TM }}$ <br> 600mA Voltage-Scaling Step-Down Converter for RF Power Amplifiers with Bypass Switch

## General Description

The AAT1171 SwitchReg ${ }^{\text {TM }}$ dynamically controls the operating voltage of a WCDMA or CDMA power amplifier inside single-cell, lithium-ion battery-powered systems. The AAT 1171 outputs a voltage between 0.6 V and 3.6 V , thereby optimizing the amplifier efficiency at both low and high transmit levels.

The AAT1171 output voltage is controlled via an analog signal from the baseband processor. It can deliver 600 mA of continuous load current while maintaining a low $45 \mu \mathrm{~A}$ of no load quiescent current. The 2 MHz switching frequency minimizes the size of external components while keeping switching losses low. To further improve system efficiency, an $85 \mathrm{~m} \Omega$ bypass MOSFET transistor is also included to allow the PA to be powered directly from the battery.

The AAT1171 maintains high efficiency thoughout the entire load range in Light Load (LL) mode, and can be forced into Pulse Wide Modulation (PWM) mode for low noise operation or can be synchronized to an external clock.

The AAT1171 is available in a Pb-free, space-saving TDFN33-12 or 12-pin wafer-level chip scale package (WLCSP) and is rated over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- $\mathrm{V}_{\text {IN }}$ Range: 2.7 V to 5.5 V
- Variable Output Voltage: 0.6 V to 3.6 V
- 600mA Output Current
- DAC Input: 0.2 V to 1.2 V
- High Output Accuracy: $\pm 3 \%$
- $45 \mu \mathrm{~A}$ No Load Quiescent Current
- Internal Soft Start Limits Startup Current and Output Voltage Overshoot
- Synchronizable to External 19.8MHz System Clock
- Over-Temperature and Current Limit Protection
- Integrated $85 \mathrm{~m} \Omega$ Bypass MOSFET
- 2 MHz Operation
- PWM/LL Control with Override
- Fast Start-Up:
- 50 s (AAT1171-4, AAT1171-5)
- 150 $\mu \mathrm{s}$ (AAT1171-1)
- 100\% Duty Cycle Operation
- $<30 \mu$ s Output Voltage Response Time
- $3 \times 3 \mathrm{~mm} 12$-Pin TDFN or $1.5 \times 2.2 \mathrm{~mm} 12-\mathrm{Pin}$ WLCSP Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- WCDMA or CDMA PA in Cellular Phones, Smartphones, Feature Phones, etc.
- Express Card
- PCMCIA Data Cards


## Typical Application



## Pin Descriptions

| Pin \# |  | Symbol | Function |
| :---: | :---: | :---: | :---: |
| TDFN33-12 | WLCSP-12 |  |  |
| 1 | N/A | N/C | Not connected. |
| 2, 3 | 5,9 | VOUT | Feedback input pin. This pin is connected to the converter output. It is used to complete the control loop, regulating the output voltage to the desired value. When in bypass mode, a low resistance MOSFET is connected between this pin and VIN. |
| 4 | 7 | VCC | Bias supply. Supply power for the internal circuitry. Connect to input power via low pass filter with decoupling to AGND. |
| 5 | 6 | AGND | Analog ground. Connect the return of all small signal components to this pin. |
| 6 | 1 | DAC | Control voltage input from a DAC. Input voltage between 0.2 V and 1.2 V to control output voltage of the converter. Force pin to 1.3 V for bypass switch enable. |
| 7 | 2 | EN | Enable DC/DC converter, active high. |
| 8 | 3 | BYPASS | Enable control to bypass the DC/DC converter when PA transmitting at full power from low battery voltage. Active high. |
| 9 | 4 | MODE/SYNC | This pin is used to program the device between PWM and LL mode: <br> HIGH - PWM Mode Only <br> LOW - LL Mode: PWM operation for loads above 100 mA and variable switching frequency for loads below 100 mA . Connecting the SYNC pin to the system clock ( 19.8 MHz ) will override the internal clock and force the switching frequency to the external clock frequency divided by 10. |
| 10 | 12 | VIN | Input supply voltage for the converter. Must be closely decoupled. |
| 11 | 8,11 | PGND | Main power ground. Connect to the output and input capacitor return. |
| 12 | 10 | LX | Switching node. Connect the inductor to this pin. It is connected internally to the drain of both low- and high-side MOSFETs. |
| EP | N/A |  | Exposed paddle (bottom). Connect to ground directly beneath the package. |

## Pin Configuration

## TDFN33-12 <br> (Top View)

WLCSP-5
(Top View)

11: PGND
8: PGND


|  | 11: PGND <br> 8: PGND |  |
| :---: | :---: | :---: |
| LX | (10) (10) | VIN |
| VOUT | (9) (6) | VCC |
| MODE/SYNC | (9) (5) (6) | AGND |
| BYPASS | (3) (2) | DAC |
|  | 5: VOUT <br> 2: EN |  |

## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC},} \mathrm{V}_{\mathrm{IN}}$ | Input Voltage and Bias Power to GND | 6.0 | V |
| $\mathrm{~V}_{\mathrm{LX}}$ | LX to GND | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | VOUT to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{N}}$ | EN, DAC, BYPASS, MODE/SYNC to GND | -0.3 to 6.0 | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Maximum Soldering Temperature (at leads, 10 sec$)$ | 300 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information ${ }^{\mathbf{2}}$

| Symbol | Description |  | Value | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | TDFN33-122,3 | 2.0 | W |
|  | $\theta_{\mathrm{JA}}$ | Thermal Resistance, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | WLCSP-122,4 |  |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |

[^0]
## Electrical Characteristics ${ }^{1}$

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$; typical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 2.7 |  | 5.5 | V |
| $\mathrm{V}_{\text {uvio }}$ | UVLO Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  | 2.6 |  | V |
|  | UVLO Hysteresis |  |  | 200 |  | mV |
| $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\text {OUt }}$ Programmable Range |  | 0.6 |  | 3.6 | V |
| $\mathrm{V}_{\text {DACIN }}$ | Input Voltage Range from DAC |  | 0.2 |  | 1.2 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | No Load, Light Load |  | 45 | 70 | $\mu \mathrm{A}$ |
|  |  | No Load, PWM, $\mathrm{V}_{\text {cc }}$ Bias Current |  | 420 |  |  |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | EN = AGND = PGND |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIM }}$ | P-Channel Current Limit | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.2 | 1.6 |  | A |
| $\mathrm{R}_{\mathrm{DS}(\text { ON)H }}$ | High Side Switch On Resistance |  |  | 230 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\mathrm{DS}(\text { ON)L }}$ | Low Side Switch On Resistance |  |  | 230 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }{ }^{\text {PP }}}$ | Bypass Switch Resistance | $\mathrm{V}_{\text {DAC }}=1.3 \mathrm{~V}$ or BYPASS $=$ VIN |  | 85 |  | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {LXLEAK }}$ | LX Leakage Current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0$ to $\mathrm{V}_{\text {cC }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\begin{gathered} \Delta \mathrm{V}_{\text {out }} / \end{gathered}$ | Load Regulation | $\mathrm{I}_{\text {LOAD }}=0$ to 500 mA |  |  | 0.5 | \% |
| $\Delta \mathrm{V}_{\text {out }} /$ $\mathrm{V}_{\text {OUT }} / \Delta \mathrm{V}_{\text {IN }}$ | Line Regulation |  |  |  | 0.2 | \%/V |
| $\mathrm{R}_{\text {Out }}$ | Feedback Impedance |  |  | 170 |  | k $\Omega$ |
| $\mathrm{V}_{\text {OUt }}$ | Output Voltage Accuracy | $\mathrm{V}_{\text {DAC }}=0.6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0$ | 1.746 | 1.8 | 1.854 | V |
| $\mathrm{F}_{\text {osc }}$ | Oscillator Frequency |  |  | 2.0 |  | MHz |
| $\mathrm{T}_{\text {SD }}$ | Over-Temperature Shutdown Threshold |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYS }}$ | Over-Temperature Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{LL}}$ | Light Load Load Current Threshold |  |  | 100 |  | mA |
| $\mathrm{t}_{\text {vouts }}$ | Output Voltage Settling Time | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}$ to $\mathrm{V}_{\text {OUT(MAX) }}, \mathrm{MODE} / \mathrm{SYNC}=\mathrm{V}_{\text {IN }}$ |  |  | 30 | $\mu \mathrm{s}$ |
| PWM/ Light Load/ EN |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN(L) }}$ | Enable Threshold Low |  |  |  | 0.6 | V |
| $\mathrm{V}_{\text {EN(H) }}$ | Enable Threshold High |  | 1.4 |  |  | V |
| $\mathrm{I}_{\mathrm{EN}}$ | Input Low Current | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {EN }}$ | Turn-On Enable Response Time | ```AAT1171-1: EN = Low to High, MODE/SYNC = High, V VAC = 1.2V AAT1171-4/AAT1171-5: EN = Low to High, MODE/SYNC = High, V VAC }=1.2\textrm{V``` |  | 150 50 |  | $\mu \mathrm{s}$ |
| SYNC |  |  |  |  |  |  |
| $\mathrm{F}_{\text {SYNC }}$ | Synchronization Frequency | Sync to $19.8 \mathrm{MHz}^{2}$ |  | 19.8 |  | MHz |
| $\mathrm{V}_{\text {SYNC(H) }}$ | SYNC High Level Threshold |  | 1.6 |  |  | V |
| $\mathrm{V}_{\text {SYNC(L) }}$ | SYNC Low Level Threshold |  |  |  | 0.6 |  |
| $\mathrm{I}_{\text {SYNC }}$ | SYNC Low Current | $\mathrm{V}_{\text {SYNC }}=\mathrm{GND}$ or $\mathrm{V}_{\text {cc }}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| DAC Input |  |  |  |  |  |  |
| Gain | Output Voltage/DAC Voltage ${ }^{3}$ |  |  | 3 |  | V/V |

[^1]
## Typical Characteristics

Efficiency vs. Output Current
(LL Mode; $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Efficiency vs. Output Current
(PWM Mode; $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Efficiency vs. Output Current
(LL Mode; $\mathrm{V}_{\text {out }}=2.5 \mathrm{~V}$ )


Load Regulation
(LL Mode; $V_{\text {out }}=3.3 \mathrm{~V}$ )


Load Regulation
(PWM Mode; $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Load Regulation
(LL Mode; $\mathrm{V}_{\text {out }}=2.5 \mathrm{~V}$ )


## Typical Characteristics

Efficiency vs. Output Current
(PWM Mode; $\mathrm{V}_{\text {out }}=2.5 \mathrm{~V}$ )


Efficiency vs. Output Current
(LL Mode; $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Efficiency vs. Output Current (PWM Mode; $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Load Regulation
(PWM Mode; $\mathrm{V}_{\text {out }}=2.5 \mathrm{~V}$ )


Load Regulation
(LL Mode; $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Load Regulation
(PWM Mode; $\mathrm{V}_{\text {Out }}=1.8 \mathrm{~V}$ )


## Typical Characteristics



## Typical Characteristics



Bypass $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{vs}$. Input Voltage


Output Voltage vs. DAC Voltage ( $\mathrm{V}_{\mathbb{N}}=4.2 \mathrm{~V}$; LL Mode)


## Typical Characteristics



DAC Transient Response in PWM Mode $\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}\right)$


Time (25 $\mu \mathrm{s} / \mathrm{div}$ )

Bypass Transient Response
(PWM Mode; $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}$ )


Time ( $25 \mu \mathrm{~s} / \mathrm{div}$ )

Light Load Switching Waveform
(LL Mode; $\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega$;
$\mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}$ )


Time ( $1 \mu \mathrm{~s} / \mathrm{div}$ )

## DAC Transient Response in LL Mode

 $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}\right)$

Bypass Transient Response
(LL Mode; $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}$ )


Time (25 $\mu \mathrm{s} / \mathrm{div}$ )

## Typical Characteristics

DAC to Bypass Transient Response
(LL Mode; $\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}$ )


Load Transient Response
$\left(\mathrm{V}_{\text {IN }}=4.2 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}\right)$


Time ( $20 \mu \mathrm{~s} / \mathrm{div}$ )

Enable Soft Start
$\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=3.9 \Omega\right.$;
$\mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}$ )


Load Transient Response
$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}\right)$


Time ( $20 \mu \mathrm{~s} / \mathrm{div}$ )

Line Transient Response
$\left(\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=10 \Omega ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}\right)$


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

## Functional Block Diagram



## Functional Description

The AAT1171 is a 600 mA 2 MHz peak current mode synchronous step-down (buck) converter designed to operate from a single-cell lithium-ion battery with a 2.7 V to 4.2 V input range. The output voltage is dynamically programmed by the DAC input voltage.
To maximize converter efficiency over all load conditions, the converter automatically transitions to a variable frequency light load (LL) mode when the load is less than 100 mA . When combined with the very low quiescent current, the LL mode maintains a high efficiency over the complete load range. For noise sensitive applications, the converter can be forced into a fixed frequency PWM mode. Provisions are also made for synchronization of the converter to an external system clock.
The synchronous buck converter power output devices are sized at $230 \mathrm{~m} \Omega$ for a 600 mA full load output current.

In addition to the converter output, an additional low resistance bypass MOSFET ( $85 \mathrm{~m} \Omega$ ) can be connected between the battery input and the converter output ( $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {Out }}$ ), bypassing the converter and output inductor to improve headroom and extend the WCDMA PA full power range. This reduces the battery voltage necessary for a WCDMA RF power amplifier to meet linearity requirements, thus extending operating time. In dual mode systems, the bypass mode may also be used when the WCDMA RF power amplifier is in GSM mode. Bypass mode is activated by setting the bypass input high or by forcing the baseband DAC output voltage to 1.3 V .

The AAT1171 requires only three external components for operation ( $\mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\text {out, }} \mathrm{L}_{x}$ ). The high 2 MHz switching frequency reduces the inductor size required to $2.2 \mu \mathrm{H}$ for the AAT1171-1/AAT1171-4 and $4.7 \mu \mathrm{H}$ for the AAT1171-5. This reduces the DC resistance and improves the converter efficiency while minimizing the inductor
footprint and height. The output voltage of the converter is regulated to within $0.5 \%$ and will settle in less than $30 \mu \mathrm{~s}$ (according to WCDMA specifications) in response to any step change in the DAC input.
Under-voltage lockout, internal compensation, soft-start, over-current, and over-temperature protection are also included.

## DAC Output Voltage Control

The output voltage is programmed by way of the DAC input voltage. The DAC to output gain for the AAT1171 is 3.

$$
V_{\text {OUT }}=3 \cdot V_{D A C}
$$

The DAC input voltage range is 0.2 V to 1.2 V , which corresponds to an output voltage range of 0.6 V to 3.6 V (see Figure 1). For a 1.3 V DAC level, the bypass switch is activated and the output voltage level is equivalent to the input voltage minus the bypass MOSFET ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON)(bp)}}$ ) drop.

## Bypass Mode

In bypass mode, the AAT1171 bypasses the output inductor, connecting the input directly to the output through a low $\mathrm{R}_{\mathrm{Ds}(\mathrm{ON})} 85 \mathrm{~m} \Omega$ MOSFET. Bypass mode is initiated by applying 1.3 V to the DAC input or by applying a logic high to the bypass input. When not activated, a logic level low must be applied to the bypass input pin. The bypass MOSFET current is limited to 600 mA .

## LL/ PWM Control

Two control modes are available with the AAT1171: LL mode and PWM mode. PWM mode maintains a fixed switching frequency regardless of load. The fixed switching frequency gives the advantage of lower output ripple and simplified output and input noise filtering. PWM mode also provides a faster output voltage response to changes in the DAC voltage.
In LL mode, the converter transitions to a variable switching frequency as the load decreases below 100 mA . Above 100 mA , where switching losses no longer dominate, the switching frequency is fixed. The LL mode's effect on the DAC to output voltage response time is most notable when transitioning from a high output voltage to a low voltage. When the converter is in PWM mode, the inductor current can be reversed and the output voltage actively discharged by the synchronous MOSFET. While in LL mode, the output voltage is discharged by the load only, resulting in a slower response to a DAC transition from a high to a low voltage.

For PWM mode, apply a logic level high to the MODE/ SYNC pin; for LL mode, apply a logic level low to the MODE/SYNC pin.

## Soft Start/ Enable

The AAT1171 soft-start control prevents output voltage overshoot and limits inrush current when either the input power or the enable input is applied. When pulled low, the enable input forces the converter into a low-power, non-switching state with less than $1 \mu \mathrm{~A}$ bias current.


Figure 1: $\mathrm{V}_{\text {OUT }}$ vs. $\mathrm{V}_{\text {DAC }}$.

## Low Dropout Operation

For conditions where the input voltage drops to the output voltage level, the converter duty cycle increases to $100 \%$. As $100 \%$ duty cycle is approached, the minimum off-time initially forces the high-side on-time to exceed the 2 MHz clock period, reducing the converter switching frequency. Once the input drops to the level where the output can no longer be regulated, the high-side P-channel MOSFET is enabled continuously for $100 \%$ duty cycle. The output voltage then tracks the input voltage minus the IR drop of the high side P-channel MOSFET R $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {. }}$

## UVLO Shutdown

Under-voltage lockout (UVLO) circuitry monitors the input voltage and disables the converter when the input voltage drops to 2.4 V , guaranteeing sufficient operating input voltage to maintain output voltage regulation and control. For a rising input voltage, the UVLO circuitry enables the converter 200 mV above the shutdown level at 2.6 V .

## Current Limit and Short-Circuit Protection

The high-side P-channel MOSFET current limit comparator limits the peak inductor current to 1.6A. In PWM mode, the synchronous MOSFET current limit comparator limits the peak negative inductor current, and output capacitor discharge current is limited to 1 A . In bypass mode, the bypass MOSFET current is limited to 600 mA . In the event of an overload or short-circuit condition, the current limit protects the load and the AAT1171 power devices. Upon removal of the short-circuit or fault condition, the AAT1171 output automatically recovers to the regulated level.

## Thermal Overload Protection

The maximum junction temperature is limited by the AAT1171 over-temperature shutdown protection circuitry. Both the step-down converter and the bypass MOSFET are disabled when the junction temperature reaches $140^{\circ} \mathrm{C}$. Normal operation resumes once the junction temperature drops to $125^{\circ} \mathrm{C}$.

## External Synchronization

The AAT1171 switching frequency can be synchronized to an external square wave clock via the MODE/SYNC input. The external clock frequency range and logic levels for which the AAT1171 will remain synchronized are listed in the Electrical Characteristics table of this datasheet.

## Applications Information

## I nductor Selection

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than $50 \%$. Because the required slope compensation varies with output voltage, the AAT1171 varies the slope compensation to match the output voltage. This allows the use of a single inductor value for all output voltage levels. The inductor value is $2.2 \mu \mathrm{H}$ for the AAT1171-1/AAT1171-4 and $4.7 \mu \mathrm{H}$ for the AAT1171-5.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics.

The inductor should not show any appreciable saturation under normal load conditions. The inductor ripple current varies with both the input voltage and the output voltage and peaks at the maximum input voltage with the output at one half of the input voltage. For the typical AAT1171, this corresponds to a 4.2 V input voltage and a 2.1 V output voltage. With the suggested $2.2 \mu \mathrm{H}$ inductor, this corresponds to 239 mA peak-to-peak ripple current. For a 600 mA DC load current, the peak inductor current would be 718 mA . In order to prevent saturation under normal load conditions, the peak inductor current should be less than the inductor saturation current.

$$
\begin{aligned}
\mathrm{I}_{\mathrm{PK}(\mathrm{MAX})} & =\mathrm{I}_{\mathrm{O}}+\frac{\mathrm{V}_{\mathrm{IN}(M A X)}}{8 \cdot \mathrm{~L} \cdot \mathrm{~F}_{\mathrm{S}}} \\
& =0.6 \mathrm{~A}+\frac{4.2 \mathrm{~V}}{8 \cdot 2.2 \mu \mathrm{H} \cdot 2 \mathrm{MHz}} \\
& =0.6 \mathrm{~A}+0.12 \mathrm{~A} \\
& =0.72 \mathrm{~A}
\end{aligned}
$$

Some inductors may meet peak and average current requirements yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor. The inductor losses can be estimated by using the full load output current. The output inductor losses can then be calculated to estimate their effect on overall device efficiency.

$$
\begin{aligned}
& \mathrm{PL}=\mathrm{I}_{0}^{2} \cdot \mathrm{DCR}=0.6 \mathrm{~A}^{2} \cdot 0.14 \Omega=50 \mathrm{~mW} \\
& \eta=\frac{\mathrm{P}_{\mathrm{O}}}{\mathrm{P}_{\mathrm{O}}+\mathrm{PL}}=\frac{3.4 \cdot 0.6 \mathrm{~A}}{3.4 \mathrm{~V} \cdot 0.6 \mathrm{~A}+50 \mathrm{~mW}}=97 \%
\end{aligned}
$$

The $2.2 \mu \mathrm{H}$ inductor selected for the AAT1171 evaluation board has a $140 \mathrm{~m} \Omega$ DCR and a 0.91 A DC current rating. At 600 mA load current, the inductor loss is 50 mW which gives $2.4 \%$ loss in efficiency for a 600 mA 3.4 V output voltage with an inductor that measures $3.2 \times 3.2 \times 1.2 \mathrm{~mm}$.

## Output Capacitor Selection

The AAT1171-1/AAT1171-4 are designed for use with $4.7 \mu \mathrm{~F} 10 \mathrm{~V}$ X5R ceramic output capacitors, while the AAT1171-5 is designed for use with $10 \mu \mathrm{~F} 10 \mathrm{~V}$ X5R ceramic output capacitors. Although a larger output capacitor provides improved response to large load transients, it also limits the output voltage rise and fall time in response to the DAC input. For stable operation, with sufficient phase and gain margin, the internal voltage loop compensation limits the minimum output capacitor value to $4.7 \mu \mathrm{~F}$. Increased output capacitance will reduce the crossover frequency with greater phase margin.
The output voltage droop due to load transients is dominated by the output capacitor. During a step increase in load current, the output capacitor supplies the load current while the control loop responds. Within two or three switching cycles, the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
C_{\text {OUT }}=\frac{3 \cdot \Delta I_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{S}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum output capacitor value necessary to meet a given output voltage droop requirement ( $\mathrm{V}_{\text {DRoop }}$ ) for a given load transient.

The maximum output capacitor RMS ripple current is:

$$
\mathrm{I}_{\text {RMS(MAX) }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\mathrm{~V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {INMAX }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{Fs}_{\mathrm{S}} \cdot \mathrm{~V}_{\text {IN(MAX }}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

## I nput Capacitor Selection

A 10 V X5R or X7R ceramic capacitor is suggested for the input capacitor with typical values ranging from $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$. To estimate the required input capacitance size, determine the acceptable input ripple level ( $\mathrm{V}_{\mathrm{PP}}$ ) and solve for C , as shown below. The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\text {IN }}$ is double the output voltage. Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, due to the voltage coefficient of a $10 \mu \mathrm{~F} 6.3 \mathrm{~V}$ X5R ceramic capacitor, with an applied voltage of 5 V DC the capacitance decreases to $6 \mu \mathrm{~F}$.

$$
\begin{gathered}
C_{\mathbb{I N}}=\frac{\frac{V_{0}}{V_{I N}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)}{\left(\frac{V_{P P}}{I_{\mathrm{O}}}-E S R\right) \cdot F_{S}} \\
\frac{V_{0}}{V_{\mathbb{I N}}} \cdot\left(1-\frac{V_{0}}{V_{I N}}\right)=\frac{1}{4} \\
C_{\mathbb{I N ( M N )}}=\frac{1}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot 4 \cdot F_{S}}
\end{gathered}
$$

The maximum input capacitor RMS current is:

$$
I_{R M S}=I_{0} \cdot \sqrt{\frac{V_{0}}{V_{I N}} \cdot\left(1-\frac{V_{0}}{V_{I N}}\right)}
$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$
\begin{aligned}
& \sqrt{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)}=\sqrt{\mathrm{D} \cdot(1-\mathrm{D})}=\sqrt{0.5^{2}}=\frac{1}{2} \\
& \text { for } V_{\mathbb{I N}}=2 \cdot V_{0} \\
& I_{\text {RMS(MAX) }}=\frac{I_{0}}{2}
\end{aligned}
$$

The term $\frac{V_{0}}{V_{\mathbb{N}}} \cdot\left(1-\frac{V_{0}}{V_{\mathbb{N}}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when $\mathrm{V}_{\text {IN }}$ is twice $\mathrm{V}_{0}$; therefore, the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle.

## SwitchReg ${ }^{\text {TM }} \quad 600 \mathrm{~mA}$ Voltage-Scaling Step-Down Converter for RF Power Amplifiers with Bypass Switch

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT1171. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.
The proper placement of the input capacitor (C1) can be seen in the evaluation board layout in Figure 4.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients with errors in loop phase and gain measurements.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.
In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic capacitor (C3 of Figure 5) should be placed in parallel with the low ESR, ESL bypass ceramic capacitor. This dampens the high Q network and stabilizes the system.

## DAC Programming Gain

The output voltage is dynamically controlled by the DAC input voltage. The DAC to output gain is fixed at 3 . The typical response time for a 0.2 V to 1.2 V pulsed signal on the DAC input is less than $30 \mu \mathrm{~s}$. The DAC gain can be reduced by an external resistive divider at the DAC input, as shown in the evaluation board schematic in Figures 2 and 3. For a DAC to output gain of 2 and R2 at $10 \mathrm{k} \Omega, \mathrm{R} 1$ is $4.99 \mathrm{k} \Omega$.

$$
\mathrm{R} 1=\frac{\left(3-\mathrm{G}_{\mathrm{DAC}}\right) \mathrm{R} 2}{\mathrm{G}_{\mathrm{DAC}}}=\frac{(3-2) 10 \mathrm{k} \Omega}{2}=4.99 \mathrm{k} \Omega
$$

## Thermal Calculations

There are three types of losses associated with the AAT1171 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ characteristics of the power MOSFET devices. Switching losses are dominated by the gate charge of the power MOSFET devices. The AAT1171 main and synchronous power MOSFETs are sized to have similar $\mathrm{R}_{\mathrm{DS}(o n)}$ values that track with the input voltage. At full load, assuming continuous conduction mode (CCM), a simplified form of the step-down converter losses is given by:

$$
P_{\text {TOTAL }}=I_{0}^{2} \cdot R_{\text {DS(ON) }}+\left(t_{S W} \cdot F_{S} \cdot I_{O}+I_{Q}\right) \cdot V_{I N}
$$

$\mathrm{I}_{\mathrm{Q}}$ is the step-down converter quiescent current. The term $t_{\text {sw }}$ is used to estimate the full load switching losses, which are dominated by the gate charge losses.
For the condition where the buck converter is at $100 \%$ duty cycle dropout, the total device dissipation reduces to:

$$
P_{\text {TOTAL }}=I_{0}^{2} \cdot R_{\text {DS(ON) }}+I_{Q} \cdot V_{I N}
$$

In bypass mode, the bypass MOSFET $\mathrm{R}_{\mathrm{DS}(0 \text { (O)(bp) }}$ is used to determine the losses. The power MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ increases with decreasing input voltage and the associated losses are a maximum at the minimum input voltage (2.7V).

$$
P_{\text {TOTAL }}=I_{O^{2}} \cdot R_{D S(O N /(\text { DP) })}+I_{Q} \cdot V_{I N}
$$

Since the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.
After calculating the total losses, the maximum junction temperature can be derived from the $\theta_{\mathrm{JA}}$ for the TDFN3312 package which is typically $50^{\circ} \mathrm{C} / \mathrm{W}$.

$$
T_{J \text { (MAX })}=P_{\text {TOTAL }} \cdot \Theta_{J A}+T_{\text {AMB }}
$$



Figure 2: AAT1171-1/ AAT1171-4 Evaluation Board Schematic.


Figure 3: AAT1171-5 Evaluation Board Schematic.

## WLCSP Package Light Sensitivity

The electrical performance of the WLCSP package can be adversely affected by exposing the device to certain light sources such as direct sunlight or a halogen lamp whose wavelengths are red and infra-reds. However, fluorescent lighting has very little effect on the electrical performance of the WLCSP package.

## Layout

The suggested PCB layout for the AAT1171 is shown in Figures 4 and 5. The following guidelines should be used to ensure a proper layout.

1. The input capacitor (C1) should connect as closely as possible to VIN (Pin 10) and PGND (Pin 11).
2. C 2 and L 1 should be connected as closely as possible. The connection of L1 to the LX pin should be as short as possible.


Figure 4: AAT1171 Evaluation Board Top Side Layout.
3. The PCB trace connected to VOUT (Pins 2 and 3) is tied to the bypass path, as well as the feedback path for the control loop. In bypass mode, the full load current is delivered directly from the battery input; therefore, this trace should be sufficient to handle current up to the bypass current limit level.
4. The resistance of the trace from the load return to PGND (Pin 11) should be kept to a minimum. This minimizes any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
5. For good thermal coupling, PCB vias are required from the pad for the TDFN exposed paddle to the ground plane. The via diameter should be 0.3 mm to 0.33 mm and positioned on a 1.2 mm grid.


Figure 5: AAT1171 Evaluation Board Bottom Side Layout.

## PA Step-Down Converter Design Example

## Specifications

$\begin{array}{ll}\mathrm{V}_{\mathrm{O} \text { (BUCK) }} & 0.6 \mathrm{~V} \text { to } 3.4 \mathrm{~V} \text { with } \mathrm{R}_{\mathrm{L}}=10 \Omega \\ \mathrm{~V}_{\text {IN }} & 2.7 \mathrm{~V} \text { to } 4.2 \mathrm{~V}(3.6 \mathrm{~V} \text { nominal) } \\ \mathrm{F}_{\mathrm{S}} & 2.0 \mathrm{MHz} \\ \mathrm{T}_{\text {AMB }} & 85^{\circ} \mathrm{C}\end{array}$

## Output Inductor

L1 $=2.2 \mu \mathrm{H}$
For Copper Electronics SD3112, $2.2 \mu \mathrm{H}, \mathrm{DCR}=140 \mathrm{~m} \Omega$.
$\Delta \mathrm{I}_{\mathrm{L} 1(\mathrm{MAX})}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{L} \cdot \mathrm{F}_{\mathrm{S}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{IN}}}\right)=\frac{2.1 \mathrm{~V}}{2.2 \mu \mathrm{H} \cdot 2.0 \mathrm{MHz}} \cdot\left(1-\frac{2.1 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=239 \mathrm{~mA}$
The maximum inductor ripple current occurs at $50 \%$ duty cycle at the maximum input voltage.
$\mathrm{I}_{\mathrm{PKL} 1}=\mathrm{I}_{\mathrm{O}}+\frac{\Delta \mathrm{I}_{\mathrm{L} 1(\mathrm{MAX})}}{2}=0.6 \mathrm{~A}+0.118 \mathrm{~A}=0.718 \mathrm{~A}$
$P_{\mathrm{L} 1}=\mathrm{I}_{\mathrm{O}}{ }^{2} \cdot \mathrm{DCR}=0.6 \mathrm{~A}^{2} \cdot 140 \mathrm{~m} \Omega=50 \mathrm{~mW}$

## Output Capacitor

Specify that $V_{\text {DROOP }}=0.2 \mathrm{~V}$ for a 600 mA load pulse.
$\mathrm{C}_{\text {OUT }}=\frac{3 \cdot \Delta \mathrm{I}_{\text {LOAD }}}{\mathrm{V}_{\text {DROOP }} \cdot \mathrm{F}_{\mathrm{S}}}=\frac{3 \cdot 0.6 \mathrm{~A}}{0.2 \mathrm{~V} \cdot 2.0 \mathrm{MHz}}=4.5 \mu \mathrm{~F}$
$I_{\text {RMS }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\mathrm{O}}\right) \cdot\left(\mathrm{V}_{\text {IN(MAX })}-\mathrm{V}_{\mathrm{O}}\right)}{\mathrm{L} 1 \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{V}_{\operatorname{IN}(\text { MAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{3.4 \mathrm{~V} \cdot(4.2 \mathrm{~V}-3.4 \mathrm{~V})}{4.7 \mu \mathrm{H} \cdot 2.0 \mathrm{MHz} \cdot 4.2 \mathrm{~V}}=69 \mathrm{mArms}$
$P_{\text {ESR }}=E S R \cdot I_{R M S}{ }^{2}=5 \mathrm{~m} \Omega \cdot(69 \mathrm{~mA})^{2}=24 \mu \mathrm{~W}$

## Input Capacitor

Specify a maximum input voltage ripple of $\mathrm{V}_{\mathrm{PP}}=25 \mathrm{mV}$.
$\mathrm{C}_{\text {IN(MIN) }}=\frac{1}{\left(\frac{\mathrm{~V}_{\mathrm{PP}}}{\mathrm{I}_{\mathrm{O}}}-\mathrm{ESR}\right) \cdot 4 \cdot \mathrm{~F}_{\mathrm{S}}}=\frac{1}{\left(\frac{25 \mathrm{mV}}{0.6 \mathrm{~A}}-5 \mathrm{~m} \Omega\right) \cdot 4 \cdot 2.0 \mathrm{MHz}}=3.4 \mu \mathrm{~F}$
$I_{\text {RMS }}=\frac{I_{O}}{2}=0.3 \mathrm{Arms}$
$P=E S R \cdot I_{R M S}{ }^{2}=5 \mathrm{~m} \Omega \cdot(0.3 \mathrm{~A})^{2}=0.45 \mathrm{~mW}$

## AAT1171 Losses

$$
\begin{aligned}
P_{\text {TOTAL }} & =I_{0}{ }^{2} \cdot R_{D S(O N)}+\left(t_{\text {sw }} \cdot F_{\mathrm{S}} \cdot I_{\mathrm{O}}+I_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}} \\
& =0.6^{2} \cdot 0.29 \Omega+(5 \mathrm{~ns} \cdot 2.0 \mathrm{MHz} \cdot 0.6 \mathrm{~A}+60 \mu \mathrm{~A}) \cdot 4.2 \mathrm{~V}=104 \mathrm{~mW} \\
\mathrm{~T}_{\text {JMAX })} & =P_{\text {TOTAL }} \cdot \Theta_{\mathrm{JA}}+\mathrm{T}_{\text {AMB }}=104 \mathrm{~mW} \cdot 50^{\circ} \mathrm{C} / \mathrm{W}=5.2^{\circ} \mathrm{C}+70^{\circ} \mathrm{C}=75.2^{\circ} \mathrm{C}
\end{aligned}
$$

## AAT1171 Dropout Losses

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\mathrm{I}_{0}^{2} \cdot \mathrm{R}_{\mathrm{DS}(O N)(H S)}+I_{\mathrm{Q}} \cdot \mathrm{~V}_{I N} \\
& =0.6^{2} \cdot 310 \mathrm{~m} \Omega+100 \mu \mathrm{~A} \cdot 3.5 \mathrm{~V}=112 \mathrm{~mW} \\
\mathrm{~T}_{\mathrm{J}(\text { MAX })} & =\mathrm{P}_{\text {TOTAL }} \cdot \Theta_{\mathrm{JA}}+\mathrm{T}_{\text {AMB }}=112 \mathrm{~mW} \cdot 50^{\circ} \mathrm{C} / \mathrm{W}=5.6^{\circ} \mathrm{C}+70^{\circ} \mathrm{C}=75.6^{\circ} \mathrm{C}
\end{aligned}
$$

| Manufacturer | Value | Device |  | Voltage | Case Size | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVX <br> www.avxcorp.com | $10 \mu \mathrm{~F}$ | Output Capacitor |  | 10V | 0805 | 0805ZD106KAT |
| Murata www.murata.com | $4.7 \mu \mathrm{~F}$ | Output or Input Capacitor |  | 10 V | 0805 | GRM21BR61A475KA73L |
|  |  | Input Capacitor |  | 6.3 V | 0603 | GRM188R60J475KE19D |
|  | $10 \mu \mathrm{~F}$ | Output Capacitor |  | 10V | 0805 | GRM21BR61A106K |
| TDK <br> www.tdk.com | $4.7 \mu \mathrm{~F}$ | Output or Input Capacitor |  | 10V | 0805 | C2012X5R1A475K |
|  |  | Input Capacitor |  | 6.3 V | 0603 | C1608X5ROJ475K |
|  | $10 \mu \mathrm{~F}$ | Output Capacitor |  | 10V | 0805 | C2012X5R1A106K |
| Taiyo Yuden www.t-yuden.com | $4.7 \mu \mathrm{~F}$ | Output or Input Capacitor |  | 10 V | 0805 | LMK212BJ475MG |
|  |  | Input Capacitor |  | 6.3 V | 0603 | JMK107BJ475MA |
| Manufacturer | Value | $\mathrm{I}_{\text {SAT }}$ | $\mathrm{I}_{\text {RMS }}$ | DCR | $\begin{aligned} & \text { Case Size } \\ & \text { (mm) } \end{aligned}$ | Part Number |
| Cooper Electronics www.cooperet.com | $2.2 \mu \mathrm{H}$ | 1.12A | 0.91A | $140 \mathrm{~m} \Omega$ | $3.1 \times 3.1 \times 1.2$ | SD3118-2R2 |
|  | $4.7 \mu \mathrm{H}$ | 0.8A | 0.74A | $246 \mathrm{~m} \Omega$ | $3.1 \times 3.1 \times 1.2$ | SD3112-4R7-R |
| Sumida www.sumida.com | $2.2 \mu \mathrm{H}$ | 1.1A | 1.3A | $96 \mathrm{~m} \Omega$ | $3.2 \times 3.2 \times 1.2$ | CDRH2D11/HP |
|  | $4.7 \mu \mathrm{H}$ | 0.75A | 0.85A | $238 \mathrm{~m} \Omega$ | $3.2 \times 3.2 \times 1.2$ | CDRH2D11/HP |
| ABCO Electronics www.abco.co.kr | $2.2 \mu \mathrm{H}$ |  | 0.52A | $200 \mathrm{~m} \Omega$ | $2.0 \times 2.0 \times 1.0$ | LPF2010-2R2M |
|  | $2.2 \mu \mathrm{H}$ |  | 0.55A | $110 \mathrm{~m} \Omega$ | $2.0 \times 2.0 \times 1.4$ | LPF2010-2R2M |

Table 1: Suggested Component Selection.

## Ordering I nformation

| Package | Marking ${ }^{1}$ | Part Number (Tape and Reel) $^{2}$ |
| :---: | :---: | :---: |
| TDFN33-12 | RXXYY | AAT1171IWP-1-T1 ${ }^{3}$ |
| TDFN33-12 | XCXYY | AAT1171IWP-4-T13 |
| TDFN33-12 | XDXYY | AAT1171IWP-5-T1 ${ }^{3}$ |
| WLCSP-12 | UGYW ${ }^{4}$ | AAT1171IUP-1-T1 ${ }^{3}$ |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/aboutus/quality.php.

## Package Information ${ }^{5}$

TDFN33-12


Top View


Bottom View


Detail "A"


Side View

All dimensions in millimeters.

1. $X Y Y=$ assembly and date code.
2. Sample stock is generally held on part numbers listed in BOLD.
3. Available exclusively outside of the United States and its territories.
4. $\mathrm{YW}=$ data code (year, week) for WLCSP-12 package.
 process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

WLCSP-12


Advanced Analogic Technologies, Inc.

Fax (408) 737-4611
© Advanced Analogic Technologies, Inc.





 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


[^0]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
    2. Mounted on FR4 board; for the WLCSP package, use the NSMD (none-solder mask defined) pad style for tighter control on the copper etch process.
    3. Derate $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ ambient.
    4. Derate $8.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$ ambient.

[^1]:     tion with statistical process controls
    2. Please contact Sales for other synchronization frequencies.
    3. Please contact Sales for other output voltage/DAC voltage gains.

